

CMOS 0.25

logic CMOS

logic CMOS

N-well

Flash

.CMOS logic

CMOS 0.25

Integration of a flash memory in the conventional 0.25um CMOS process using a single layer of poly-Silicon

Majid Shalchian **S. Mojtaba Atarod**
E. E. Dept., Sharif University of Technology, Tehran, Iran
Iran Microelectronic Research Center, Tehran, Iran

Abstract — In this paper we introduce a standard CMOS process compatible flash memory cell. In contrast to the conventional embedded-flash memory devices which need additional processing steps to implement two poly-Silicon layers, this structure is based on a single poly-Silicon layer and the second poly-Silicon is replaced by an isolated N-well region. An array of the

cells has been fabricated on a 0.25um standard CMOS process. Each cell tolerates at least 60,000 cycles of endurance test and shows 10 years of data retention. This structure can be exploited for the integration of a small block (<64 KB) of non-volatile memory in the standard CMOS processes.

Float gate



EPROM

FLASH EEPROM

()

F-N Tunneling

Embedded Flash

NAND [1]

ETOX

NOR [2]

NMOS

SuperFlash [5] HiMOS [4] [3]

PMOS

PMOS


N-

PMOS

Well

CMOS

yield



CMOS

()

()

Δ Hot Electron Injection

- ۱ Non-volatile memory
- ۲ Configuration
- ۳ System on a Chip
- ۴ Floating Gate



sense

$$V_{FG} = \frac{C_p}{C_p + C_n} V_{CG} + \frac{Q_F}{C_p + C_n} \quad (1)$$

C_p NMOS C_n PMOS
 Q_F

1” “ 0” “

$$V_{FG} = \alpha_C \left(V_{CG} + \frac{Q_F}{C_p} \right) \quad (2)$$


$$\alpha_C = \frac{C_p}{C_p + C_n}$$

FN Tunneling

()

P+/Nwell

N+/Psub




C_n C_p

I_{DS} - V_G :
 erased programmed

(1X NMOS)

V_G -sense
 erased programmed





CMOS

$I_D - V_{DS}$:

(ATLAS)

LDD

$$V_{gs} < 5.0V, V_{ds} < 4.5V$$

LDD

LDD

LDD


LDD (NLDD)

Punch through

$$6 \cdot 10^{-15} C / \mu m$$

$$1.1 \cdot 10^{-14} C / \mu m$$

N+/P



LDD

LDD

LDD

NMOS

ATLAS

Matlab

LDD (NLDD)

LDD

Atlas

Lightly Doped Drain




overerase

[6,7]

Erase			Programming			
V_D	T_{cycle}	I_D	V_D	V_G	T_{cycle}	I_D
6.5V	10ms	8uA	5V	5.5V	1ms	>700 uA


um 0.25
core
I/O



core

core

”1 “



I_D - V_{GS}

1” “

”1 “

(stress condition)



IEEE [8]

SST superflash cycling

SST


%

sense amplifier decoder

SST 50

CMOS

[5] superflash



	This Work	SST Super-Flash
Process Technology	0.25um 1 Poly Full CMOS	0.25um 2 Poly + 7 additional masks
Cell Size	2.75 um ²	1.05 um ²
Block Size (32K*8)	1.27 mm ²	0.85 mm ²
Cell Erase	V _D =6.5V / 10 ms / 8uA	N. A.
Block Erase (1K*16)	250ms / 8mA	200ms/5mA
Cell Program	V _D =5.0V / V _G = 5.5V/ 1.0msec	7V / 20us
Endurance	100,000 Cycles	100,000 Cycles
Retention	10 Years	10-100 Years

) cycling :
(V_T

accelerated test

()

150 °

$$t_1 = t_2 \cdot e^{\frac{E_a}{K} \left(\frac{1}{T_1} - \frac{1}{T_2} \right)}$$

()

T₂ T₁ t₂ t₁

eV

E_a

K

%

%

1) Date Endurance



[1] "Super And Type Flash Memory", Hitachi, 2002

[2] " SANDISK FLASH MEMORY CARDS", Sandisk White Paper, 2003

[3] V. N. Kynett, et. al., " A 90-ns one-million cycle 1-Mbit Flash memory," IEEE J. Solid-State Circuits, vol. SC-24, no. 10, pp. 1259-1264, 1999.

[4] J. Van Houdt et. al., "A 5V/3.3V-compatible Flash EEPROM cell with a 400ns/70us programming time," Proc. 5th Biennial Nonvolatile Memory Technology Review, Linthicum Heights, Md., pp. 54-57, 1993.

[5] SST Technical Paper, "Super Flash EEPROM technology," 701-05 2/00, March 1999.

[6] Paolo Cappelletti, Carla Golla, Piero Olivo, Enrico zaroni, FLASH MEMORIES, 3rd ed., Kluwer Academic Press, 2001, pp. 165-176.

[7] K. Yashikawa, et. al., "A Flash EEPROM cell scaling including tunnel oxide limitation," Proc. European Solid State Device Res. Conf., p. p/2, 1990

[8] IEEE Std. 1005, IEEE Standard Definition and Characterization of Floating Gate Semiconductor Arrays, 1998

CMOS 0.25

)
setup

(
st silicon 1

